High Temperature Printed Board Flatness Guideline
Printed board flatness is largely affected by a change in intrinsic properties through exposure to variances in temperature. The worst case deviation of the printed board from flatness may be at room temperature, peak temperature during reflow, or at any temperature in between. Printed board flatness must therefore be characterized during the entire reflow thermal cycle, and not solely at room temperature at the beginning and end of the assembly process. This document aims to provide guidance on methods and procedures for critically evaluating the relative change in shape (printed board flatness) of local areas of interest (e.g., BGA land area) during a simulated temperature reflow cycle. 20 pages. Released 2013.Included in the C-1000 Collections.
SDO | IPC: Institute for Interconnecting and Packaging Electronic Circuits |
Document Number | 9641 |
Publication Date | Not Available |
Language | en - English |
Page Count | |
Revision Level | 0 |
Supercedes | |
Committee |