Logo

IEEE 1481-2019

Current Revision

IEEE Standard for Integrated Circuit (IC) Open Library Architecture (OLA)

$363.00

$454.00

$735.30


Sub Total (1 Item(s))

$ 0.00

Estimated Shipping

$ 0.00

Total (Pre-Tax)

$ 0.00


Stay effortlessly up-to-date with the latest standard revisions. When new versions are released, they're automatically charged and delivered to you, ensuring seamless compliance.

Document Preview Not Available...

Revision Standard - Active. Ways for integrated circuit designers to analyze chip timing and power consistently across a broad set of electric design automation (EDA) applications are covered in this standard. Methods by which integrated circuit vendors can express timing and power information once per given technology are also covered. In addition, the means by which EDA vendors can meet their application performance and capacity needs are discussed.
The scope of this standard focuses on delay and power calculation for integrated circuit design with support for modeling logical behavior and signal integrity.
To improve the IEEE Std 1481(TM)-1999 system for integrated circuit designers to more accurately and more completely analyze semiconductor designs across EDA applications and for integrated circuit vendors to express logical behavior, signal integrity, delay, and power information only once per technology while enabling sufficient EDA application accuracy.

SDO IEEE: Institute of Electrical and Electronics Engineers
Document Number 1481
Publication Date March 13, 2020
Language en - English
Page Count 641
Revision Level
Supercedes
Committee Design Automation
Publish Date Document Id Type View
March 13, 2020 1481-2019 Revision
March 11, 2010 1481-2009 Revision
May 12, 2000 1481-1999 Revision