Logo

IEEE 1076.1-2007

Current Revision

IEEE Standard VHDL Analog and Mixed-Signal Extensions

$293.00


Sub Total (1 Item(s))

$ 0.00

Estimated Shipping

$ 0.00

Total (Pre-Tax)

$ 0.00


Stay effortlessly up-to-date with the latest standard revisions. When new versions are released, they're automatically charged and delivered to you, ensuring seamless compliance.

Document Preview Not Available...

Revision Standard - Superseded. This standard defines the IEEE 1076.1 language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDL-AMS, is built on IEEE Std 1076-1993 (VHDL) and extends it with additions and changes to provide capabilities of writing and simulating analog and mixed-signal models.
This standard defines the IEEE 1076.1language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDL-AMS, is built on the IEEE 1076(VHDL) language and extends it to provide capabilities of writing andsimulating analog and mixed-signal models.
To provide a comprehensive mixed-signal description and simulation capabilities as an extension to the IEEE VHDL 1076 language. The revision corrects editorial errors and clarifies aspects of the language definition in the 1076.1-1999 standard, and updates the 1076.1-1999 standard to reflect changes in the VHDL 1076-2002 specification.

SDO IEEE: Institute of Electrical and Electronics Engineers
Document Number 1076.1
Publication Date Nov. 15, 2007
Language en - English
Page Count 348
Revision Level
Supercedes
Committee Design Automation
Publish Date Document Id Type View
Nov. 15, 2007 1076.1-2007 Revision
Dec. 23, 1999 1076.1-1999 Revision